How to perform 'Exit Program' in VHDL.
-- Task: Exit Program
-- Language: VHDL
process exit_program() begin
-- Implementation for Exit Program
signal result = ...; -- Initialize variable
-- TODO: Implement core logic here
-- Step 1: Prepare data
-- Step 2: Process Exit Program
report("Done");
end process;